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Abstract 
 
The first inversion-mode gate-all-around (GAA) III-V 
MOSFETs are experimentally demonstrated with a high 
mobility In0.53Ga0.47As channel and atomic-layer-deposited 
(ALD) Al2O3/WN gate stacks by a top-down approach. A well-
controlled InGaAs nanowire release process and a novel ALD 
high-k/metal gate process has been developed to enable the 
fabrication of III-V GAA MOSFETs. Well-behaved on-state 
and off-state performance has been achieved with channel 
length (Lch) down to 50nm. A detailed scaling metrics study 
(S.S., DIBL, VT) with Lch of 50nm - 110nm and fin width (WFin) 
of 30nm - 50nm are carried out, showing the immunity to short 
channel effects with the advanced 3D structure. The GAA 
structure has provided a viable path towards ultimate scaling of 
III-V MOSFETs. 
 
Introduction 
 
Recently, continuous progress has been made in the 
understanding and improvement of high-k/III-V interfaces. 
However, to realize III-V FETs beyond the 14nm technology 
node, emerging 3D device structures are necessary to suppress 
short-channel effects (SCE). III-V FinFETs [1-2] as well as 
multi-gate quantum-well FETs [3] have been shown to improve 
greatly the off-state performance of III-V FETs with deep 
submicron gate lengths. On the other hand, the GAA structure 
has been proven [4-6] on Si CMOS to be the most resistant to 
SCE, thanks to having the best gate electrostatic control. 
Therefore, a III-V GAA FET is the most promising candidate 
for the ultimately scaled III-V FETs. In this paper, we report 
the first experimental demonstration of inversion-mode 
In0.53Ga0.47As GAA FETs by a top-down approach with ALD 
Al2O3/WN gate stacks. Benefiting from the GAA structure, we 
have demonstrated the shortest channel length (Lch = 50nm) 
III-V MOSFETs to date with well-behaved on- and off-state 
characteristics. A systematic scaling metrics study has been 
carried out for In0.53Ga0.47As GAA FETs with Lch from 110nm 
down to 50nm, WFin of 30nm and 50nm, fin height (HFin) of 
30nm, and wire lengths (LNW) of 150 to 200nm. The SCE has 
been effectively suppressed by the advanced 3D design. 
 
Experiment 
 
Fig. 1 shows a schematic view of an In0.53Ga0.47As GAA 
FET fabricated in this work. Table 1 and Fig. 2 depict the key 
fabrication processes for In0.53Ga0.47As GAA FETs. A 30nm p-
doped 2×1016 cm-3 In0.53Ga0.47As channel layer was epitaxially 
grown on a p+ (100) InP substrate by MBE as the starting 
material (Fig. 2-1). After surface degrease and NH4OH 
pretreatment, 10nm Al2O3 was grown by ALD as an 
encapsulation layer. Source/drain Si implantation was then 
performed at an energy of 20keV and a dose of 1×1014 cm-2 
(Fig. 2-2). The dopant activation was carried out at 600 oC for 
15 seconds in nitrogen ambient. The source/drain separation 
determines the final Lch of the devices. After removing the 
encapsulation layer by buffered oxide etch (BOE), the InGaAs 
fin etching was done by BCl3/Ar high density plasma etching 
(HDPE) [1] (Fig. 2-3). The diluted ZEP520A electron-beam 
resist with a thickness of 100 nm was used as a hard mask for 
the fin etching and the smallest WFin defined was 30nm. After 
surface cleaning in BOE and diluted HCl:H2O2 solution, the 
InGaAs channel release process was carried out using HCl:H2O 
(1:2) solution (Fig. 2-4). HCl based solution can selectively 
etch InP over InGaAs. However, the etching is found to be 
highly anisotropic. Therefore the InGaAs fins have to be 
patterned along <100> directions for a successful release 
process [7]. Fig. 3 (a) shows the tilted SEM image of free-
standing InGaAs nanowires after channel release process.  Fig. 
3 (b) shows the cross-sectional STEM image of InGaAs 
nanowire test structures wrapped by 50nm ALD Al2O3 on InP 
substrate, confirming the nanowires are completely released. 
Fig. 4 shows the different fin patterning direction and the 
corresponding etching profile. Undercut etching is achieved 
with fin patterned along [010] direction. This determined the 
final device alignment to the substrate and the transport 
direction of devices (along [010]). After channel release, the 
samples were soaked in 20% (NH4)2S for pre-gate interface 
passivation. Then the samples were immediately transferred to 
an ASM F-120 ALD reactor via room ambient. 10nm Al2O3 
was regrown as the gate dielectric at 300 oC. 20nm WN metal 
gate was then deposited in a separate ALD reactor at 385 oC 
(Fig. 2-5), with a resistivity of ~4000μΩ·cm [8]. The conformal 
deposition of ALD Al2O3/WN surrounding the nanowire 
channel is the key fabrication process for realizing the GAA 
structure. After gate stack deposition, gate etch process was 
performed using CF4/Ar HDPE, where Cr/Au gate pattern was 
defined as the hard mask (Fig. 2-6). The CF4 based dry etching 
chemistry provides excellent selectivity between WN and 
Al2O3, resulting in a damage-free gate oxide. The source/drain 
contact was then formed by electron beam evaporation of 
Au/Ge/Ni, followed by 350 oC rapid thermal annealing in 
nitrogen ambient.  Finally, the Ti/Au test pads were defined. 
The fabricated MOSFETs have a nominal Lch varying from 
50nm to 120nm, WFin from 30nm to 50nm, and different 
numbers of parallel channels (1 wire, 4 wires, 9 wires or 19 
wires). Fig. 3 (c) shows the SEM image of a InGaAs GAA FET 
with 4 parallel wires. All patterns were defined by a Vistec 
VB-6 UHR electron-beam lithography system. A Keithley 
4200 was used to measure MOSFET output characteristics.  
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Results and Discussion 
 
Fig. 5 - 6 show the well-behaved output and transfer 
characteristics as well as Ig-Vg of a Lch = 50nm GAA FET. The 
current here is normalized by the total perimeter of the 
In0.53Ga0.47As channel, i.e. WG = (2WFin + 2HFin) × (No. of 
wires). A representative 50nm Lch device shows on-current of 
720μA/μm, transconductance of 510μS/μm and reasonable off-
state characteristics with subthreshold swing (SS) of 
150mV/dec and drain-induced barrier lowering (DIBL) of 
210mV/V. Although operating in inversion-mode, the 
threshold voltage of the device is -0.68V from linear 
extrapolation at Vds=50mV due to the relatively low work 
function of ALD WN metal (~4.6eV). Due to the junction 
leakage current and a very large area ratio (>103) between 
implanted junction and GAA channels, the source current is 
used to obtain the intrinsic current in the channel. Gate leakage 
current is minimal in the entire gate voltage range, indicating 
10nm Al2O3 is sufficient for GAA structure and further 
equivalent oxide thickness (EOT) scaling is achievable. It also 
shows that the WN gate etch process is damage-free. Fig. 7 
shows the extrinsic and intrinsic transconductance at Vds = 1V 
for the same device. The source/drain resistance RSD is 
extracted to be around 1150Ω∙μm. The maximum intrinsic 
transconductance is 750μS/μm. The relatively large RSD results 
from the non-optimal implantation process, the additional 
extension resistance at the nanowire channel / source drain link 
region, and the non-self-aligned process. The EOT of the 
device is estimated to be 4.5nm. Further reduction of the EOT 
can be achieved by reducing the oxide thickness or integrate 
higher-k dielectrics. A simple calculation reveals that by 
reducing the ALD Al2O3 thickness to 5nm or 2.5nm [9], the SS 
of the 50nm Lch device can be improved to 105mV/dec or 
82mV/dec, respectively. Therefore a SS lower than 100mV/dec 
is achievable on surface-channel InGaAs MOSFETs at sub-
100nm channel lengths with the current (NH4)2S surface 
passivation technique. 
 
Fig. 8 shows the ION and gm scaling metrics for Lch = 50 - 
110nm and WFin = 30nm. The values are determined by 
measuring 20 different devices at the same Lch. Error bar shows 
the statistical variation of multiple devices. The ION and gm 
steadily increase with scaling of Lch. A low field mobility (μ0) 
of 903cm2/V·s is extracted using Y-function method for the 
110nm Lch device, showing 3× mobility enhancement 
compared to bulk Si NMOSFETs at similar Lch [10]. Fig. 9 - 11 
show the off-state (VT, SS and DIBL) scaling metrics for Lch = 
50 - 110nm with WFin=30nm and 50nm. VT is determined using 
1μA/μm metrics at Vds = 50mV. From Fig. 9, 30nm WFin 
devices show better VT roll-off properties when Lch is shrinking. 
The SS for 30nm WFin devices are almost unchanged at around 
150mV/dec when scaling Lch down to 50nm, indicating 
excellent control of SCE, whereas the 50nm WFin devices show 
larger SS, which increases with scaling of Lch. It is noted here 
that the 100nm Lch InGaAs FinFET with 5nm Al2O3 gate oxide 
shows similar SS [1] as the 50nm Lch GAA FET with 10nm 
Al2O3 in this work. This translates to at least a factor of 2 
improvement of midgap Dit (~5.6×1012/cm2∙eV) achieved. The 
improved interface quality indicates that the newly-developed 
channel release process can provide a smooth damage-free 
InGaAs bottom surface. Fig. 11 shows that 30nm WFin devices 
have smaller DIBL and the DIBL is roughly independent of Lch, 
confirming the effective SCE control. Further SS and DIBL 
reduction can be achieved by scaling down EOT and reducing 
the InGaAs nanowire dimension. Fig. 12 shows the transfer 
characteristics for two GAA FETs with 1 wire and 4 wires in 
parallel, respectively. Fig. 13 – 14 show a linear relationship of 
Is,max and gm,max with the number of wires in both the linear and 
saturation regimes. The linear dependence demonstrates that 
the fabrication process is scalable towards high integration 
density. Each wire can deliver an Isat = 90μA and gm = 66μS at 
Vds=1V. Fig. 15 shows the output characteristic for a hero 
GAA FET with ION = 1.17mA/μm and gm,max = 701μS/μm. An 
Ion over 4.5mA/μm can be obtained if the current is normalized 
by WFin.  
 
Fig. 16 benchmarks the gm∙EOT product vs. Lch of 
In0.53Ga0.47As GAA FETs with our previous work on InGaAs 
MOSFETs [1][9][11-13]. Despite the low indium concentration 
(53%), the In0.53Ga0.47As GAA MOSFETs show the highest 
gm∙EOT product. Better on-state performance is expected on 
InGaAs GAA MOSFETs with higher indium content (65% to 
75%), due to the higher electron mobility and the charge 
neutral level being closer to the conduction band edge. Table 2 
compares the device structure and performance of 
In0.53Ga0.47As GAA FETs in this work with representative top-
down non-planar III-V FETs [1-3][11]. Due to the excellent 
electrostatic control of the channel by GAA structure, Lch has 
been pushed down to 50nm with excellent on-state and 
reasonable off-state performance.  
 
Conclusion 
 
We have demonstrated for the first time inversion-mode 
In0.53Ga0.47As GAA MOSFETs with ALD Al2O3/WN gate 
stacks. The highest saturation current reaches 1.17mA/μm at 
Lch = 50nm and Vds = 1V with gm,max = 701μS/μm. Detailed 
scaling metrics study shows that the 3D GAA structure can 
effectively control the SCE with Lch scaling down to at least 
50nm, making III-V GAA FET a very promising candidate for 
ultimately scaled III-V logic device technology. 
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Fig. 1 Schematic view of an inversion-mode GAA n-
channel In0.53Ga0.47As (2×1016/cm3) MOSFET with ALD 
10nm Al2O3/20nm WN gate stacks. A heavily doped 
wide bandgap InP lies underneath the bottom gate.  
Table 1 Fabrication process flow for inversion-mode high-k/InGaAs GAA 
FETs. All patterns were defined by a Vistec VB-6 UHR electron beam 
lithography system. Dry etching was carried out by a Panasonic E620 high 
density plasma etcher (HDPE). 
 
Fig. 2 Schematic diagram of key process steps in the 
fabrication of InGaAs GAA MOSFETs. 
Fig.3 (a) Tilted SEM image of free-standing InGaAs nanowire test 
structures after the release process. (b) Cross-sectional STEM image of 
InGaAs nanowire test structures wrapped by 50nm ALD Al2O3 on InP 
substrate, confirming the nanowires are completely released (c) Top view 
SEM image of a finished InGaAs GAA FET with 4 parallel wires of WFin = 
30nm , LNW = 200nm and Lch = 50nm. 
Fig. 4 Schematic diagram of fin 
patterning direction and device 
aligment to the substrate.  
Fig. 5 Output characteristic of a representative 
GAA FET with Lch=50nm, WFin=30nm. The 
current from each wire is normalized by 
120nm, the perimeter of the channel. 
Fig. 6 Transfer characteristic and gate leakage 
current of a representative GAA FET with 
Lch=50nm and WFin=30nm.  
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Fig. 7 Current and extrinsic/intrinsic trans-
conductance in saturation regime. The 
source/drain resistance RSD is extracted to be 
1150Ω·μm. 
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Fig. 10 SS vs. Lch for GAA FETs with 
WFin=30nm and 50nm. The estimated upper limit 
of midgap Dit from SS is 5.6×1012 /cm2∙eV, a 
factor of 2 lower than those reported in [1]. 
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Fig. 8 ION and gm vs. Lch for GAA FETs with 
WFin=30nm. The values are determined by 
measuring 20 different devices at the same LG. Error 
bar shows statistical variations of multiple devices. 
Fig. 9 VT vs. Lch for GAA FETs with 
WFin=30nm and 50nm. Smaller WFin 
devices show better VT roll-off. 
Fig. 11 DIBL vs. Lch for GAA FETs 
with WFin=30nm and 50nm.  
Fig. 12 Transfer characteristic of GAA 
FETs with 1 and 4 parallel wires.  
Fig. 13 Linear and saturation current for GAA 
FETs with different number of parallel wires. 
Fig. 14 Linear and saturation transconductance for 
GAA FETs with different number of parallel wires. 
Fig. 15 Output characteristic of a hero GAA 
FET with saturation current of 1.17mA/µm. 
 
Fig. 16 Benchmarking gm·EOT of planar and 
non-planar InGaAs surface-channel MOSFETs. 
Table 2 Comparison of InGaAs GAA FETs in this work and recently reported top-
down non-planar III-V FETs.  
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